Abstract that of the flash ADC's.
Introduction
The interest in very high speed analog-to-digital converters (ADC's) for digital television, transient recorders and high energy physics instrumentation has led to recent developments in the area of flash ADC's [1-31 using full flash and two step flash techniques.
These converters have a typical resolution of 8 bits and a sampling rate of 20 MHz. However,as they require a resistor and a comparator for each channel their complexity increases with 2n ,where n is the number of bits. The large number of comparators being driven in parallel leads to a high input capacitance (in the range 30-300 pF) which requires suitable driving circuits. Also as each comparator is being driven it consumes current and ringing occurs [2] . Thermal effects are still a problem due to the high power dissipated by these devices. Nevertheless flash ADC's seem to be the only practical choice available for very high speed conversion.
Successive approximation converters require a stable input during the full analog-to-digital conversion cycle and therefore are slower than flash ADC's.
Converters of the cascade-encoder type [4, 5] , while intrinsically fast and with a complexity that increases only linearly with the number n of bits have not yet been fully exploited.
The circuit we describe in the present work is of the cascade-encoder type and was developed with the aim of finding techniques that could lend themselves to integration with a degree of complexity smaller than
The Basic Module
The cascade-encoder type of ADC here described is based on a circuit module [6] which is shown in Fig. 1 An implementation of the basic nodule of Fig. 1 for a voltage range of 0 to 5 V is shown in Fig. 3 (Fig. 1) since their ratio will remain constant.
The implanentation of a 6 bit ADC based in the circuit nodule of Fig. 3 is shown in Fig. 4 . The logic shown has the purpose of introducing successively shorter delays in the logic outputs of the successive circuit nodules (1, 2, . .., x, ..., n) so that all the bits corresponding to a same input voltage, Vi, will arrive at the 4035 latch at the same time. This is achieved using one 4015 serial-in/parallel-out shift register per bit, and taking the output fram the 4015 pin that has the convenient time delay. This logic assumes that the input is being perrnanently sampled at the clock rate, once it is initiated by the "start conversion" signal. 
